# MC68704P2 8-BIT EPROM MICROCOMPUTER PROGRAMMING MODULE

#### INTRODUCTION

This application note provides programming information for the MC68704P2 8-bit EPROM Microcomputer Unit (MCU). This information enables the user to construct and operate the programming module which is used to program the EPROM MCU device. Figure 1 illustrates the programming module schematic diagram. All that is required to program the MC68704P2 EPROM MCU is the programming module, 2K EPROM, and a +5 volt dc power supply.

The MC68704P2 EPROM MCU programming module was designed to utilize either MC68705P3 or MC6805P2 MCUs. Four jumper pads (J1A, J1B, J2, and J3) are provided on the module to facilitate MCU interconnection as follows:

- a. MC68705P3 MCU—Install insulated jumper wire between J1A and J3.
- b. MC6805P2 MCU—Install insulated jumper wire between J1B and J2.

Programming module operation is identical when using either the MC68705P3 or MC6805P2 MCU.

## PROGRAMMING OPERATING MODES

The programming module is designed to perform in four modes of operation. These modes of operation are as follows:

- a. Zero check
- b. Program
- c. Verify
- d. Test

## ZERO CHECK

The zero check mode of operation allows the user to determine if the EPROM MCU is erased (blank). The erased value is \$00 (hexadecimal). Upon completion of the zero check operation, the user is notified of the results via the module zero check LED (labeled "Z"). This mode of operation should be performed prior to any programming operation.

## **PROGRAM**

The program mode of operation will store the data code located in the 2K EPROM into the EPROM MCU. Each byte programmed is also verified against the 2K EPROM contents. Upon completion of the program operation, the user is notified of the results via the module program LED (labeled "P").

#### VERIFY

The verify mode of operation compares the data code stored in the EPROM MCU against the 2K EPROM contents. Upon completion of the verify operation, the user is notified of the results via the module verify LED (labeled "V").

#### **TEST**

The test mode of operation tests the hardware operation of the serial to parallel conversion circuits (74LS164s), octal transparent latches (74LS374s), and the octal buffer (74LS241) which represents the majority of the interconnecting circuitry between the module MC68705P3 MCU and the MC68704P2 MCU programming socket.

# PROGRAMMING MODE SELECTION

The programming module operating modes are selected by the placement of the mode select switches S1 and S2. The functions of these switches are as follows:

<b>S1</b>	<u>S2</u>	MODE
OFF	OFF	Test
OFF	ON	Zero check
ON	OFF	Program
ON	ON	Verify

After selecting the initial mode, reconfiguration of switches S1 and S2 (to any mode) followed by the placement of the RESET switch S3 to the ON and OFF positions will initiate a new mode of operation.

## PRELIMINARY PROCEDURES

Prior to performing any programming operations, the following steps are performed:

- 1. Place mode select switches S1, S2, and POWER switch S4 to the OFF positions, and the RESET switch S3 to the ON position.
- 2. Connect +5 volt dc power supply to the programming module terminals labeled +5 and GND.
- 3. Install preprogrammed 2K EPROM device into the Zero Insertion Force (ZIF) 24-pin socket U10. Code stored in preprogrammed device is as follows:

Address	Contents
\$012 — \$017	Option bytes
\$018 — \$05F	User data space
\$400 — \$7F8	User program
\$7FC — \$7FD	IRQ vector
\$7FE — \$7FF	Restart vector

4. The EPROM MCU device should be erased by the exposure of a high-intensity ultraviolet (UV) light with a wavelength of 2537 Angstrom (Å). The recommended dose (UV intensity × exposure time) is 15 Ws/cm². UV lamps should be used without shortwave filters, and the EPROM MCU device positioned about one inch from the UV lamps.

#### OPERATING PROCEDURES

- Insert erased MC68704P2 EPROM MCU into the Zero Insertion Force (ZIF) 28-pin programming socket U14.
- Place POWER switch S4 to the ON position. Place RESET switch S3 to the ON position, and then to the OFF position. When S3 is placed to the OFF position, the hardware test of the programming module is initiated.
  - a. If all LEDs remain illuminated, the module is operating correctly and the user proceeds to step 3.
  - b. If all three LEDs flash for approximately 4 seconds, a problem exists with the programming module. Module POWER switch is placed to the OFF position, and the EPROM MCU device is removed from the programming socket. Upon fixing the module malfunction, the user proceeds to step 1.
- 3. Place mode select switch S2 to the ON position. Place RESET switch S3 to the ON position, and then to the OFF position. This step initiates the zero check of the EPROM MCU.
  - a. If EPROM MCU is completely erased, the zero check LED (labeled "Z") will illuminate continuously, and the user proceeds to step 4.
  - b. If EPROM MCU is not completely erased, the zero check LED will flash. Module POWER switch is placed to the OFF position, and the EPROM MCU device is removed from the programming socket and re-erased. Upon completion of the EPROM MCU erasing, the user places switch S2 to the OFF position and proceeds to step 1.
- 4. Place mode select switches S1 and S2 to the ON and OFF positions, respectively. Place RESET switch S3 to the ON position, and then to the OFF position. This step initiates the programming of the EPROM MCU. The EPROM MCU is programmed from the preprogrammed 2K EPROM residing in socket U10. EPROM MCU programming takes approximately two minutes to be completed.
  - a. If no errors are encountered during the programming sequence, the program LED (labeled "P") will illuminate continuously, and the user proceeds to step 5.
  - b. If errors are encountered, the program LED will flash. Module POWER switch is placed to the OFF position, and the EPROM MCU device is removed from the programming socket and re-erased. Upon completion of the EPROM MCU erasing, the user places switch S1 to the OFF position and proceeds to step 1.
- Place mode select switch S2 to the ON position. Place RESET switch S3 to the ON position, and then to the OFF position. This step verifies the EPROM MCU

- programming operation just performed. The EPROM MCU contents is compared against the code stored in the 2K EPROM device. Verification process takes approximately 4 seconds.
- a. If a valid comparison is made, the verify LED (labeled "V") will illuminate continuously. The programming operation is now complete. Module POWER switch is placed to the OFF position, and the EPROM MCU device is removed from the programming socket.
- b. If a mismatch is detected, the verify LED will flash. Module POWER switch is placed to the OFF position, and the EPROM MCU device is removed from the programming socket and re-erased. Upon completion of the EPROM MCU erasing, the user places both switches S1 and S2 to the OFF position and proceeds to step 1.

### PROGRAMMING MODULE CONSTRUCTION

The programming module is a double-sided Printed Wiring Board (PWB) with plated through holes. Table 1 lists the parts list, and Figure 2 illustrates the part locations for the programming module. Figures 3 and 4 provide the top and bottom PWB printed wiring artwork layout diagrams, respectively.


TABLE 1 — Programming Module Parts List

C1-C4,	Capacitor, 0.1 μF @ 50 V, rf-bypass	
C6-C18		
C5	Capacitor, 4700 pF @ 100 V, ceramic/mylar	
C19	Capacitor, 100 μF @ 35 V, electrolytic	
CR1, CR2	Diode, 1N4001	
DS1-DS3	LEDs, red	
Q1, Q2	Transistor, 2N2222	
R1-R3	Resistor, 470 Ω, carbon, 5%, ¼W	
R4, R5	Resistor, 330 Ω, carbon, 5%, ¼W	
R6, R13-R15	Resistor, 4.7 kΩ, carbon, 5%, ¼W	
R7-R12, R17	Resistor, 1.0 kΩ, carbon, 5%, ¼W	
R16	Resistor, 100 Ω, carbon, 5%, ¼W	
R18	Resistor, 5.1 kΩ, carbon, 5%, ¼W	
S1-S4	Switch, SPDT, Amer # ST1-1, PCB mtg.	
U1	I.C., SN74LS04	
U2	I.C., SN74LS368	
U3	I.C., SN74LS367	
U4	I.C., SN74LS00	
U5	I.C., MC68705P3 (programmed EPROM	
	MCU, see note below)	
U6, U7	I.C., SN74LS164	
U8, U9	I.C., SN74LS374	
U10	I.C., MCM2716 (programmed 2K EPROM)	
	I.C. Socket, 24-pin, ZIF, Textool # 224-3344	
U11	I.C., SN74LS241	
U12	I.C., SN74LS165	
U13	I.C., SN74LS74	
U14	I.C. Socket, programming, 28-pin, ZIF,	
	Textool # 228-3345	
U15	I.C., SN74LS193	
VR1	Diode, Zener, 1N4748A (22 V, 5%)	
VR2	+5 V to +26 V DC Converter,	
	ASTEC/ADIP#26A05	
Y1	Crystal, 8.0 MHz	

NOTE: Software listing for the programmed EPROM MCU is provided at the end of this application note.

1-186

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.







FIGURE 2 — Programming Module Parts Location Diagram



 ${\sf FIGURE\,3-PWB\ (Top)\ Printed\ Wiring\ Artwork\ Layout\ Diagram}$ 




FIGURE 4 — PWB (Bottom) Printed Wiring Artwork Layout Diagram

```
00001
                                  NAM
                                          PROGRAMMER
00002
                                          LLE=120
                                  OPT
00003
                           *****************
00004
สสสสร
00006
                               MC68704P2 PROGRAMMER MODULE SOFTWARE
00007
                               THIS SOFTWARE PERMITS A USER TO ACTIVATE THE
00008
                               FOLLOWING FUNCTIONS:
00009
00010
                                   HARDWARE TEST
                               i)
                              ii)
                                                   ( CHECKS FOR AN ERASED 704P2 )
00011
                                   ZERO CHECK
00012
                           * iii)
                                   PROGRAM
                                                   ( STORES CODE 2716---> 704P2 )
00013
                                   VERIFY
                                                    ( COMPARES 2716 CONTENTS AGAINST 7042P2'S CONTENTS )*
00014
00015
00016
00017
                0000
00018
                         A PORTA
                                  EOU
                                                   PORTA
                                                           DATA
                                                                           REGISTER
00019
                0004
                                                            DATA DIRECTION REGISTER
                         A DDRA
                                  EQU
                                          4
                                                   PORTA
00020
                aaaı
                         A PORTB
                                  EQU
                                          1
                                                   PORTB
                                                            DATA
                                                                           REGISTER
00021
                9995
                         A DDRB
                                  EQU
                                          5
                                                   PORTB
                                                            DATA DIRECTION REGISTER
00022
                0002
                         A PORTC
                                  EQU
                                          2
                                                   PORTC
                                                            DATA
                                                                           REGISTER
00023
                ØØØ6
                         A DDRC
                                          6
                                                   PORTC
                                                            DATA DIRECTION REGISTER
                                  EQU
00024
                0008
                         A TDATA
                                  EQU
00025
ØØØ26
00027
                           * THE FOLLOWING EQUATES ARE FOR PORTA
               0006
00028
                         A SWITCH EQU
00029
                0005
                         A PSTRM
                                  EQU
00030
                0004
                         A VSTRM
                                  EQU
                                          4
00031
                ØØØ3
                         A RDATA
                                          3
                                  EQU
00032
                0002
                         A EPROM
                                  EQU
                                          2
                                                   ENABLES THE EPROM
ФФФЗЗ
                aaaı
                         A BURN
                                  EQU
                                                   CONTROLS THE ANALOG CIRCUITRY, WHICH ENABLES THE
00034
                                                VPP PULSE TO BE APPLIED TO THE MDS PIN ON THE
                                                704P2 MDS LINE.
00035
                                                PORTA.1 = "0"
PORTA.1 = "1"
00036
                                                                    "BURNER"
                                                                             ON
                                                                    "BURNER" OFF
00037
                αααα
                                                   HANDLES THE 704P2 RESET LINE
ติดตวร
                         A RESET EOU
                                          α
00039
00040
00041
                           * THE FOLLOWING EQUATES ARE FOR PORTC
00042
00043
                0003
                         A HALT
                                  EQU
                                          3
00044
                                          Ø
                0000
                         A VERFD
                                  EOU
00045
00046
                0000
                         а мрт
                                  EOH
                                          Ø
                                                   DEFAULT ERASED STATE OF EPROM
00047
                ØØØ8
                                                   TIMER DATA REGISTER
                         A TIMER
                                  EOU
                                          8
00048
                aaa9
                                                   TIMER STATUS CONTROL REGISTER
                         A TSCR
                                  EOU
                                          9
                         A PCR
00049
                ØØØB
                                          ŚΒ
                                  EOU
                                          $784`
00050
                0784
                         A MOR
                                  EQU
00051
                0007
                         A TIR
                                  EQU
                                                   TIMER INTERRUPT BIT
00052
               0001
                         A KEY
                                  EQU
                                          1
00053
00054A 0010
                                  ORG
                                          $10
00055
ØØØ56A ØØ1Ø
               0001
                         A FLAG
                                  RMB
                                          1
ØØØ57A ØØ11
               0001
                         A PULSES RMB
                                          1
ØØØ58A ØØ12
                9992
                         A BYTES
                                  RMB
                                          2
00059A 0014
                         A EXPECT
                aaaı
                                  RMR
                                          1
00060A 0015
                aaaı
                         A TEMP1
                                  RMB
                                          1
00061A 0016
                0001
                         A TEMP2
                                  RMB
                                          1
ØØØ62A ØØ17
                0001
                         A TEMP3
                                  RMB
                                          1
00063A 0018
                0001
                         A TEMP4
                                  RMB
                                          1
00064A 0019
                0001
                         A SELECT RMB
00065A 001A
                ØØØ1
                         A DATA1
                                  RMB
00066A 001B
                øøø1
                         A PHIGH
                                  RMB
                                          1
00067A 001C
                0001
                         A PLOW
                                  RMB
                                          1
ØØØ68A ØØ1D
                0001
                         A SHIGH
                                  RMB
                                          1
ØØØ69A ØØ1E
                0001
                         A NOVERF RMB
                                          7
00070A 001F
                0001
                         A SLOW
                                  RMB
                                          1
```

```
00071
00072
                              **********
00073
00074
                           * THE FOLLOWING CODE WILL PERMIT THE CODE STORED
00075
                            IN THE MCM2716 TO BE STORED INTO THE 68704P2
00076
00077
00078
                            BRIEF PIN-OUT FOLLOWS:
ØØØ79
00080
                             PORT A:
                                       BIT #1: HANDLES THE RESET LINE
00081
                                       BIT #2: HANDLES THE MDS LINE ON THE
99983
00083
                                               68704P2.
                                       BIT #3: ENABLES THE MCM2716 EPROM
BIT #4: ENABLES THE DATA BUFFER
00084
00085
                                       BIT #5: ENABLE THE VERIFY DATA INPUT
00086
00087
                                               FROM THE 704P2.
00088
                                       BIT #6: ENABLE THE PC DATA INPUT
ØØØ89
                                               FROM THE 704P2
00090
                                       BIT #7: PROG/VERIFY SWITCH
                                               BIT = "1"..PROGRAM
BIT = "0"..VERIFY
00091
00092
                                       BIT #8: ZERO CHECK SWITCH
00093
                                               BIT = "1" ZERO_CHECK
00094
ØØØ95
ØØØ96
                             THE FOLLOWING CODE IS USED TO REPRESENT
00097
                             DIFFERENT STATUS OF THE PROGRAMMER;
ØØØ98
ØØØ99
                                             PA6
                                                   STATUS
00100
                                              Ø
                                                    WAIT
                                                    ZERO CHECK
00101
                                              1
00102
                                              Ø
                                                    PROGRAM
                                         1
00103
                                                    VERIFY
00104
ตตาตร
00106
00107
                             PORT B:
00108
                                       USED ONLY FOR DATA INPUT
00109
00110
                             PORT C:
00111
                                       BIT #1: VERIFY LED
                                       BIT #2: ERASE LED
BIT #3: PROGRAM LED
00112
ØØ113
                                       BIT #4: HANDLES THE HALT LINE ON THE *
00114
                                               687Ø4P2
00115
00116
00117
                          ************
00118
00119
00120A 0100
                                         $100
                                  ORG
ØØ121A Ø1ØØ CD Ø3D2
                        A START JSR
                                         LED
00122A 0103 CD 024D
                                         DISCON
                                                  SET HARDWARE TO A STANDBY MODE
                        Α
                                 JSR
ØØ123A Ø1Ø6 CD Ø3C9
                                                  CONFIGURE PORTA, PLACE THE 704P2 RESET LINE LOW
                                 JSR
                                         INIT
                        Α
ØØ124A Ø1Ø9 CD Ø366
                                 JSR
                                         WAIT1
                                                  HOLD RESET LINE LOW
                        Α
ØØ125A Ø10C CD Ø366
                                 JSR
                                         WATT1
                        Α
ØØ126A Ø1ØF CD Ø366
                        Α
                                 JSR
                                         WATT1
                                        RESET, PORTA SET THE 704P2 RESET LINE
ØØ127A Ø112 1Ø ØØ
                        Α
                                 BSET
00128
                                                    HIGH AGAIN
ØØ129A Ø114 B6 ØØ
                        A START1 LDA
                                         PORTA
                                                  READ CURRENT PORTA DATA
ØØ13ØA Ø116 A4 CØ
                                         #%11000000 EXTRACT SWITCH DATA
                                 AND
                        Α
                                         HDWARE HARDWARE TEST?
ØØ131A Ø118 27 ØE
                     Ø128
                                 BEQ
00132A 011A A1 40
                                         #%01000000 ERASE STATE?
                                 CMPA
                        Α
                     Ø121
                                         START2
ØØ133A Ø11C 26 Ø3
                                 BNE
                                                 YES
ØØ134A Ø11E CC Ø1A1
                      A
                                 JMP
                                         ZEROCK
ØØ135A Ø121 A1 8Ø
                        A START2 CMPA
                                         #%10000000 PROGRAM STATE?
ØØ136A Ø123 26 54
                     Ø179
                                 BNE
                                         VERIFY
                                                 IF NOT HARDWARE, ERASE OR PROGRAM...THEN VERIFY
ØØ137A Ø125 CC Ø1C7
```

```
ØØ138
                          ***************
00139
Ø Ø 1 4 Ø
                         * HARDWARE TEST:
00141
                          * THE FOLLOWING SECTION OF CODE WILL TEST THE OPERATION
00142
                          * OF BOTH 74LS164'S, 74LS374'S AND THE TRI-STATE BUFFER
00143
                          * 74LS241. IF THE HARWDARE PASSES THE THREE LED'S WILL
00144
                          * BE TURNED ON. OTHERWISE, IF IT FAILS, THE LED'S WILL
00145
                          * FLASH FOR
                                      SECONDS.
00146
00147
                          ****************
00148
00149
                                       #%00011111 VERIFY OFF, PC OUTPUT ON
ØØ15ØA Ø128 A6 1F
                       A HOWARE LDA
                                                  TRI-STATE BUFFER ON, EPROM
ØØ151
                                                  OUPUTS DISABLED
00152
                                       PORTA
                                 STA
ØØ153A Ø12A B7 ØØ
                       Α
                                                WAIT UNTIL DATA IS STABLE
ØØ154A Ø12C CD Ø366
                                JSR
                                       WAIT1
                       Α
ØØ155A Ø12F CD Ø366
                       Α
                                 JSR
                                       WAIT1
ØØ156A Ø132 CD Ø366
                                 JSR
                                       WAIT1
                       Α
                                        #$Ø1
ØØ157A Ø135 A6 Ø1
                       Α
                                 LDA
ØØ158A Ø137 B7 15
                                STA
                                        TEMP1
                                                 INITIALIZE SOFTWARE P.C.
                        Α
                                        INCRM
                                                 INCREMENT HARDWARE P.C.
ØØ159A Ø139 CD Ø1FC
                                 JSR
                       Α
ØØ16ØA Ø13C B6 Ø1
                                                 READ IN HARWDARE P.C.
                       A HTLOOP LDA
                                        PORTB
                                                 CHECK FOR HARDWARE & SOFTWARE P.C. MATCH
                       Α
                                 CMPA
                                        TEMP1
ØØ161A Ø13E B1 15
                                        TLOOPX
ØØ162A Ø14Ø 27 Ø3
                     Ø145
                                BEO
                                        DANGER
                                                 HARDWARE FAILURE
ØØ163A Ø142 CC Ø158
                                 JMP
                                                 INCREMENT SOFTWARE P.C.
ØØ164A Ø145 3C 15
                        A TLOOPX INC
                                        TEMP1
                                                 INCREMENT HARDWARE P.C.
ØØ165A Ø147 CD Ø1FC
                                 JSR
                                        INCRM
                                                 READ SOFTWARE P.C.
                                 LDA
                                        TEMP1
ØØ166A Ø14A B6 15
                       Α
                                                 HAS TEST FINISHED?
                                 CMPA
                                        #$3C
ØØ167A Ø14C A1 3C
                                                 IF SO, FLASH LED'S
ØØ168A Ø14E 27 Ø2
                     0152
                                 BEQ
                                        COMPLT
                                                 OTHERWISE, KEEP TESTING
Ø0169A Ø15Ø 2Ø EA
                                        HTLOOP
                                 BRA
                     A COMPLT LDA
                                        #SØF
ØØ17ØA Ø152 A6 ØF
ØØ171A Ø154 B7 Ø2
                                        PORTC
                                                 TURN ON LED'S
                                 STA
                                                 TEST FINISHED
                     0174
                                 BRA
                                        HTEND
ØØ172A Ø156 2Ø 1C
                      A DANGER LDA
                                                 NUMBER OF LED FLASHES
                                        #$Ø8
ØØ173A Ø158 A6 Ø8
                                        TEMP1
                                 STA
ØØ174A Ø15A B7 15
                       Α
ØØ175A Ø15C B6 15
                       A TLOOP
                                 LDA
                                        TEMP1
                                                 FLASH LED'S A TOTAL OF 8 TIMES.
ØØ176A Ø15E A1 ØØ
                                 CMPA
                                        #$00
ØØ177A Ø16Ø 27 12
                     Ø174
                                 BEQ
                                        HTEND
ØØ178A Ø162 A6 ØF
                                                 TURN LED'S ON
                                 LDA
                                        #$ØF
                      A
ØØ179A Ø164 B7 Ø2
                                 STA
                                        PORTC
                       Α
00180A 0166 CD 03AC
                        Α
                                 JSR
                                        XBLINK
ØØ181A Ø169 A6 Ø8
                                                 TURN LED'S OFF
                       Α
                                 LDA
                                        #$Ø8
ØØ182A Ø16B B7 Ø2
                        Α
                                 STA
                                        PORTC
ØØ183A Ø16D CD Ø3AC
                                 JSR
                        Α
                                        XBLINK
ØØ184A Ø17Ø 3A 15
                                 DEC
                                                 DECREMENT FLASH COUNT
                        Α
                                        TEMP1
ØØ185A Ø172 2Ø E8
                     Ø15C
                                BRA
                                        TLOOP
ØØ186A Ø174 CD Ø24D
                       A HTEND JSR
                                        DISCON
                                                 DISCONNECT HARDWARE
ØØ187A Ø177 2Ø FE
                                                 END OF TEST, LOOP ENDLESSLY
                     Ø177 HTS
                                        HTS
                                 BRA
00188
ØØ189
ØØ19Ø
ØØ191
                          * VERIFY:
                          * THE VERIFY CODE FOLLOWS.
ØØ192
00193
                          * IT RECEIVES THE BYTE OF DATA JUST PROGRAMMED
00194
                          * INTO THE 68704P2 AND COMPARES IT WITH A BYTE
00195
                          * THAT IS LOCATED IN THE MCM2716.
ØØ196
00197
                          * SHIGH....HIGH ORDER BYTE OF P.C.
ØØ198
                          * SLOW....LOW ORDER BYTE OF P.C.
00199
99299
                          **************
00201
00202
ØØ2Ø3A Ø179 CD Ø229
                       A VERIFY JSR
                                        SKIPØ
                                                 SKIP $00---$12
00204A 017C 3F 1D
                                        SHIGH
                                                 CLEAR HIGH ORDER BYTE OF P.C.
                        Α
                                 CLR
00205A 017E A6 17
                                 LDA
                                        #$17
00206A 0180 B7 1F
                        Α
                                 STA
                                        SLOW
                                                 SET LOW ORDER BYTE OF P.C. TO $17
                                                 INCREMENT THE 704P2 PROGRAM COUNTER, SO THAT IT
ØØ2Ø7A Ø182 CD Ø372
                        Α
                                 JSR
                                        SKIP
00208
                                            POINTS AT $17
                        Α .
ØØ2Ø9A Ø185 A6 Ø1
                                 LDA
                                        #$Ø1
                                                SELECT VERIFY MODE FOR THE HANDLE ROUTINE VERIFY 704P2 CONTENTS AGAINST
ØØ21ØA Ø187 B7 19
                                        SELECT
                                 STA
                        Α
ØØ211A Ø189 CD Ø252
                        Α
                                 JSR
                                        HNDLA
                                             12716 EPROM CONTENTS.
00212
00213
                                             [ DATA SPACE EPROM ]
00214
                                            MEMORY LOCATION: $20--$5F
                                        SKIPB SKIP BYTES $60--$0BFF
ØØ215A Ø18C CD Ø237
                        Α
                                 JSR
ØØ216A Ø18F CD Ø25D
                                                 VERIFY 704P2 CONTENTS AGAINST
                        A
                                 JSR
                                             '2716 EPROM CONTENTS.
00217
                                             [ PROGRAM SPACE EPROM ]
00218
                                             SKIP BYTES $FF8---$FFB
ØØ219A Ø192 CD Ø241
                                 JSR
                                        SKIPC
                        Α
ØØ22ØA Ø195 CD Ø269
                                                 VERIFY 704P2 CONTENTS AGAINST '2716 EPROM CONTENTS
                                 JSR
                                        HNDLC
                        Α
                                             [ IRQ/ & RESET/ ADDRESSES ]
00221
ØØ222A Ø198 CD Ø24D
                                 JSR
                                        DISCON
                                               DE-ACTIVATE EXTERNAL HARDWARE
                        Α
ØØ223A Ø19B A6 Ø9
                                        #%00001001
                        Α
                                 LDA
00224A 019D B7 02
                        Α
                                 STA
                                        PORTC
                                                TURN ON VERIFIED LED
```

VEREND

ØØ225A Ø19F 2Ø FE

Ø19F VEREND BRA

```
00226
00227
                          ****************
00228
00229
00230
                            ZERO CHECK:
00231
                            THE ZERO CHECK CODE FOLLOWS.
                            THE PURPOSE OF THIS CODE IS TO DETERMINE WHETHER OR NOT THE 704P2 EPROM IS ERASED.
00232
00233
00234
                         * ERASED CONDITION FOR ANY GIVEN LOCATION;
                                "ØØ" HEX.
00235
00236
00237
                         ***********
ØØ238
ØØ239
00240A 01A1 CD 0229
                       A ZEROCK JSR
                                       SKIPØ
                                                SKIP BYTES $00--$12
00241A 01A4 3F 19
                                CLR
                                       SELECT
                       Α
00242A 01A6 3F 1D
                                CLR
                       Α
                                       SHIGH
00243A 01A8 A6 1F
00244A 01AA B7 1F
                                LDA
                                       #$1F
                       Α
                                STA
                                       SLOW
00245A 01AC CD 027E
                                JSR
                                       HANDLE ZERO CHECK OPTION BYTES
                       Α
ØØ246A Ø1AF CD Ø252
                                JSR
                                       HNDLA
                                                ZERO CHECK DATA BYTES
                       Α
ØØ247A Ø1B2 CD Ø237
                                                SKIP BYTES $60--$0BFF
                       Α
                                JSR
                                       SKIPB
                                                ZERO_CHECK PROG. BYTES
SKIP BYTES $0FF8--$0FFB
00248A 01B5 CD 025D
                                JSR
                                       HNDLB
                       Α
00249A 01B8 CD 0241
                                JSR
                                       SKIPC
                       Α
                                                CHECK ERASED IRQ/, RESET/ VECTORS
ØØ25ØA Ø1BB CD Ø269
                                       HNDLC
                       Α
                                JSR
00251
00252A 01BE CD 024D
                       Α
                                JSR
                                       DISCON
ØØ253A Ø1C1 A6 ØA
                       Α
                                LDA
                                       #%00001010 TURN ON ERASED LED
00254A 01C3 B7 02
                                STA
                                       PORTC
ØØ255A Ø1C5 2Ø FE
                     Ø1C5 ZEROK BRA
                                       ZEROK
ØØ256
00257
                         *************
ØØ258
ØØ259
                         * PROGRAM MODE:
                         * THE PROGRAM CODE FOLLOWS
00260
                         * THE PURPOSE OF THIS CODE IS TO "BURN" DATA
00261
                         * INTO THE 68704P2. THE DATA IS EXTRACTED
00262
                         * FROM A MCM2716.
00263
00264
                          ************
00265
00266
ØØ267A Ø1C7 CD Ø229
                                                SKIP BYTES $00--$12
                       A PROGRM JSR
                                       SKIPØ
ØØ268A Ø1CA 3F 1D
                                CLR
                                       SHIGH
                       Α
00269A 01CC A6 16
                       Α
                                LDA
                                       #$16
00270A 01CE B7 1F
                                STA
                                       SLOW
00271A 01D0 A6 FF
                        Α
                                LDA
                                       #$ØFF
ØØ272A Ø1D2 B7 1E
                       Α
                                STA
                                       NOVERF
                                               INHIBIT VERIFY AFTER BURN
ØØ273A Ø1D4 A6 Ø2
                       Α
                                LDA
                                       #$Ø2
ØØ274A Ø1D6 B7 19
                                       SELECT
                                                PROGRAM THE DATA SPACE
                                STA
                       Α
00275A 01D8 CD 027E
                                               BURN LOCATIONS $12---$1E
                                       HANDLE
                                JSR
                       Α
00276A 01DB A6 1F
                                LDA
                                       #$1F
                       Α
00277A 01DD B7 1F
                        Α
                                STA
                                       SLOW
00278A 01DF 3F 1E
                                                ACTIVATE VERIEV AFTER BURN
                       Α
                                CLR
                                       NOVERE
                                                BURN & VERIFY LOCATION $1F EPROM CONTENTS
ØØ279A Ø1E1 CD Ø27E
                       Α
                                JSR
                                       HANDLE
ØØ28ØA Ø1E4 CD Ø252
                       Α
                                JSR
                                       HNDLA
ØØ281A Ø1E7 CD Ø237
                                JSR
                                       SKIPB
                                                SKIP BYTES $60--$0BFF
                        Α
ØØ282A Ø1EA CD Ø25D
                       Α
                                JSR
                                       HNDLB
                                                EPROM
00283A 01ED CD 0241
                                                SKIP BYTES $0FF8--$0FFB
                                JSR
                                       SKIPC
                       A
00284
                                             VECTORS
                                       HNDLC
00285A 01F0 CD 0269
                                JSR
ØØ286A Ø1F3 CD Ø24D
                                JSR
                                       DISCON
                                                DE-ACTIVATE EXTERNAL
                       Α
00287
                                            HARDWARE
00288A 01F6 A6 0C
                                LDA
                                       #$ØC
                       Α
ØØ289A Ø1F8 B7 Ø2
                                       PORTC
                                                TURN ON PROGRAM LED
                                STA
                        Α
                    Ø1FA PROGED BRA
ØØ29ØA Ø1FA 2Ø FE
                                       PROGED
```

```
00291
00292
ØØ293
                         ***********
00294
                         * ALL SUB-ROUTINES USED IN THE MAIN PROGRAM *
00295
ØØ296
                           WILL FOLLOW.
00297
00298
00299
                         ************
00300
00301
00302
                            INCRM SUB-ROUTINE:
                            THIS SUB-ROUTINE INCREMENTS THE 704P2
00303
                            PROGRAM COUNTER BY FOUR COUNTS. IT IS
00304
00305
                            USED IN THE HARDWARE TEST MODE.
00306
00307
00308
ØØ3Ø9A Ø1FC 17 Ø2
                       A INCRM BCLR
                                       HALT, PORTC
ØØ31ØA Ø1FE 16 Ø2
                                BSET
                                       HALT, PORTC
                       Α
ØØ311A Ø2ØØ 9D
                                NOP
ØØ312A Ø2Ø1 9D
                                NOP
ØØ313A Ø2Ø2 9D
                                NOP
ØØ314A Ø2Ø3 9D
                                NOP
                                NOP
ØØ315A Ø2Ø4 9D
                                NOP
ØØ316A Ø2Ø5 9D
ØØ317A Ø2Ø6 9D
                                NOP
                                       HALT, PORTC
ØØ318A Ø2Ø7 17 Ø2
                                BCLR
ØØ319A Ø2Ø9 16 Ø2
                                BSET
                                       HALT, PORTC
00320A 020B 9D
                                NOP
ØØ321A Ø2ØC 9D
                                NOP
ØØ322A Ø2ØD 9D
                                NOP
ØØ323A Ø2ØE 9D
                                NOP
ØØ324A Ø2ØF 9D
                                NOP
ØØ325A Ø21Ø 9D
                                NOP
ØØ326A Ø211 9D
                                NOP
ØØ327A Ø212 17 Ø2
                                BCLR
                                       HALT, PORTC
                                       HALT, PORTC
ØØ328A Ø214 16 Ø2
                       Α
                                BSET
ØØ329A Ø216 9D
                                NOP
ØØ33ØA Ø217 9D
                                NOP
ØØ331A Ø218 9D
                                NOP
ØØ332A Ø219 9D
                                NOP
ØØ333A Ø21A 9D
                                NOP
ØØ334A Ø21B 9D
                                NOP
ØØ335A Ø21C 9D
                                NOP
                                       HALT, PORTC
                                BCLR
ØØ336A Ø21D 17 Ø2
                       Α
                                       HALT, PORTC
ØØ337A Ø21F 16 Ø2
                                BSET
                       Α
ØØ338A Ø221 9D
                                NOP
                                NOP
ØØ339A Ø222 9D
ØØ34ØA Ø223 9D
                                NOP
ØØ341A Ø224 9D
                                NOP
ØØ342A Ø225 9D
                                NOP
ØØ343A Ø226 9D
                                NOP
ØØ344A Ø227 9D
                                NOP
ØØ345A Ø228 81
                                RTS
```

```
00346
00347
                          ***********
00348
00349
00350
                               SKIP SUB-ROUTINES
00351
00352
                             THESE SUB-ROUTINES WORK IN THE FOLLOWING
ØØ353
                             MANNER:
00354
ØØ355
                             THE SOFTWARE 704P2 P.C. VALUE STORED
00356
                             IN THE 705P3 IS SEPARATED INTO TWO BYTES *
00357
00358
                             PHIGH: HIGH ORDER BYTE OF THE "SOFT" PC
00359
                                    VALUE.
00360
                             PLOW : LOW ORDER BYTE OF THE "SOFT" PC
00361
                                    VALUE.
00362
                            WHEN THE CONCATENATED VALUE OF PHIGH &
00363
                            PLOW IS EQUAL TO SHIGH & SLOW, THE PROPER *
ØØ364
ØØ365
                            NUMBER OF BYTES WILL HAVE BEEN SKIPPED.
00366
00367
00368
ØØ369
00370
ØØ371
00372
00373
                          * SKIPØ SUB-ROUTINE:
00374
                           THIS SUB-ROUTINE WILL INCREMENT THE 704P2
ØØ375
                          * PROGRAM COUNTER SO THAT IT POINTS AT $12
00376
00377
                                        PHIGH
ØØ378A Ø229 3F 1B
                        A SKIPØ CLR
00379A 022B 3F 1C
                                        PL/OW
                        Α
                                 CLR
ØØ38ØA Ø22D 3F 1D
                                 CLR
                                        SHIGH
                        Α
ØØ381A Ø22F A6 12
                        Α
                                 LDA
                                        #$12
ØØ382A Ø231 B7 1F
                        Α
                                 STA
                                        SLOW
ØØ383A Ø233 CD Ø372
                        Α
                                 JSR
                                        SKIP
ØØ384A Ø236 81
                                 RTS
00385
ØØ386
                          **********
ØØ387
00388
                            SKIPB SUB-ROUTINE:
ØØ389
                            THIS SUB-ROUTINE WILL INCREMENT THE 704P2
                            PROGRAM COUNTER SO THAT IT POINTS AT $C00
00390
00391
00392
                        A SKIPB LDA
                                        #$ØC
ØØ393A Ø237 A6 ØC
ØØ394A Ø239 B7 1D
                        Α
                                 STA
                                        SHIGH
ØØ395A Ø23B 3F 1F
                                 CLR
                                        SLOW
ØØ396A Ø23D CD Ø372
                                 JSR
                                        SKIP
                        A
ØØ397A Ø24Ø 81
                                 RTS
ØØ398
ØØ399
00400
00401
                          * SKIPC SUB-ROUTINE:
                           THIS SUB-ROUTINE WILL INCREMENT THE 704P2
99492
00403
                           PROGRAM COUNTER SO THAT IT POINTS AT $FFC
00404
00405
ØØ4Ø6A Ø241 A6 ØF
                        A SKIPC LDA
                                        #$ØF
00407A 0243 B7 1D
                        Α
                                 STA
                                        SHIGH
ØØ4Ø8A Ø245 A6 FC
                                 LDA
                                        #$ØFC
ØØ4Ø9A Ø247 B7 1F
                        Α
                                 {\tt STA}
                                        SLOW
ØØ41ØA Ø249 CD Ø372
                        Α
                                 JSR
                                        SKIP
ØØ411A Ø24C 81
                                 RTS
```

```
00412
00413
00414
00415
                            DISCON SUB-ROUTINE:
00416
                            THIS SUB-ROUTINE DISABLES THE HARDWARE.
00417
                            IT DE-ACTIVATES THE SERIAL TO PARALLEL
00418
                            CONVERSION, DESELECTS THE EPROM, AND ALSO *
00419
                            DISABLES THE TRI-STATE BUFFER.
00420
00421
00422
00423
                       A DISCON LDA
                                       #%00000111 TURN EPROM OFF,
ØØ424A Ø24D A6 Ø7
00425
                                               BUFFER OFF, SERIAL
00426
                                               STREAMS OFF, BURNER OFF
00427A 024F B7 00
                                STA
                                       PORTA
ØØ428A Ø251 81
                                RTS
                             ************
00430
00431
00432
                            HNDLA SUB-ROUTINE:
                            THIS SUB-ROUTINE WILL PERMIT THE PROPER
00433
                            FUNCTION( ZERO_CHECK, VERIFY OR PROGRAM )
00434
00435
                            TO OPERATE ON ADDRESSES $18---$5F.
00436
                         **********
00437
                         HNDLA CLRA
ØØ438A Ø252 4F
ØØ439A Ø253 B7 1D
                                STA
                                       SHIGH
ØØ44ØA Ø255 A6 5F
                       Α
                                LDA
                                       #$5F
ØØ441A Ø257 B7 1F
                                       SLOW
                                STA
                       Α
ØØ442A Ø259 CD Ø27E
ØØ443A Ø25C 81
                                       HANDLE
                       Α
                                JSR
                                RTS
00444
00445
                            HNDLB SUB-ROUTINE:
00446
00447
                            THIS SUB-ROUTINE WILL PERMIT THE PROPER
                            FUNCTION ( ZERO_CHECK, VERIFY OR PROGRAM )
00448
00449
                            TO OPERATE ON ADDRESSES $C00---$FF7
00450
00451
ØØ452A Ø25D A6 ØF
                       A HNDLB LDA
                                       #$ØF
00453A 025F B7 1D
                                STA
                       Α
                                       SHIGH
                                       #$ØF7
ØØ454A Ø261 A6 F7
                       Α
                                LDA
00455A 0263 B7 1F
                       Α
                                STA
                                       SLOW
ØØ456A Ø265 CD Ø27E
                       Α
                                JSR
                                       HANDLE
ØØ457A Ø268 81
                                RTS
00458
                         **********
00459
00460
00461
                            HNDLC SUB-ROUTINE:
00462
                            THIS SUB-ROUTINE WILL PERMIT THE PROPER
00463
                            FUNCTION ( ZERO CHECK, VERIFY OR PROGRAM )
                            TO OPERATE ON ADDRESSES SFFC --- SFFF.
00464
00465
                          **********
00466
00467A 0269 A6 0F
                        A HNDLC LDA
                                        #$ØF
ØØ468A Ø26B B7 1D
                                 STA
                                        SHIGH
                        Α
00469A 026D A6 FF
                                 LDA
                                        #SØFF
                        Α
00470A 026F B7 1F
                        Α
                                 STA
                                        SLOW
ØØ471A Ø271 CD Ø27E
                        Α
                                 JSR
                                        HANDLE
ØØ472A Ø274 81
                                 RTS
00473
ØØ474A Ø275 A6 Ø2
                        A WAIT
                                 LDA
                                        #2
ØØ475A Ø277 B7 11
                                 STA
                                        PULSES
                        Α
ØØ476A Ø279 3A 11
                        A WAITX
                                        PULSES
                                 DEC
ØØ477A Ø27B 26 FC
                     Ø279
                                 BNE
                                        WAITX
ØØ478A Ø27D 81
                                 RTS
```

```
00479
00480
00481
                           **************
00482
00483
                              HANDLE SUB-ROUTINE:
00484
                              DEPENDING ON THE VALUE OF THE VARIABLE SELECT, *
00485
                              EITHER THE ZERO CHECK, VERIFY OR PROGRAM MODE
ØØ486
                              OF OPERATION WILL BE SELECTED.
00487
00488
ØØ489A Ø27E B6 19
                        A HANDLE LDA
                                         SELECT
00490A 0280 Al 02
                        Α
                                  CMPA
                                          #$02
                      Ø296
ØØ491A Ø282 27 12
                                  BEQ
                                          HANDL1
00492A 0284 Al 01
                        Α
                                  CMPA
                                          #$01
                                         HANDL2
ØØ493A Ø286 27 1C
                      Ø2A4
                                  BEO
ØØ494A Ø288 A6 27
                         Α
                                  LDA
                                          #%00100111 TURN OFF EPROM
ØØ495A Ø28A B7 ØØ
                                  STA
                                         PORTA
                         Α
ØØ496A Ø28C A6 2F
                                         #%00101111 TURN ON BUFFER
                                  LDA
                         Α
ØØ497A Ø28E B7 ØØ
                         Α
                                  STA
                                         PORTA
ØØ498A Ø29Ø CD Ø275
                         Α
                                  JSR
                                         WAIT
ØØ499A Ø293 CC Ø2CA
                         Α
                                  JMP
                                         HANDL4
ØØ5ØØ
ØØ5Ø1A Ø296 A6 13
                         A HANDL1 LDA
                                         #%00010011 PC STREAM ON,
00502
                                                 VERIFY STREAM OFF,
                                                  BURNER OFF, EPROM ON,
00503
00504
                                                 BUFFER OFF
ØØ5Ø5A Ø298 B7 ØØ
                                  STA
                                         PORTA
ØØ5Ø6A Ø29A CD Ø275
                         Α
                                  JSR
                                         WAIT
ØØ5Ø7A Ø29D B6 Ø1
                                  LDA
                                         PORTB
                                                   READ EPROM CONTENTS
                         Α
ØØ5Ø8A Ø29F B7 1A
                                  STA
                                                   BACKUP THE VALUE
                                         DATA1
                         Α
ØØ5Ø9A Ø2A1 CC Ø2D3
                                         HANDL5
                                  JMP
                         Α
00510
ØØ511A Ø2A4 A6 27
                                         #%00100111 TURN OFF EPROM
                         A HANDL2 LDA
ØØ512A Ø2A6 B7 ØØ
                         Α
                                  STA
                                         PORTA
ØØ513A Ø2A8 A6 2F
                         Α
                                  T.DA
                                         #%ØØlØllll TURN ON BUFFER
ØØ514A Ø2AA B7 ØØ
                                  STA
                                         PORTA
00515A 02AC CD 0275
                                                   WAIT UNTIL DATA IS STABLE
                         Α
                                  JSR
                                         WAIT
00516
ØØ517A Ø2AF B6 Ø1
                         A HANDL3 LDA
                                         PORTB
ØØ518A Ø2B1 B7 1A
                                                   BACKUP VERIFY DATA
                                  STA
                                         DATA1
                         Α
ØØ519A Ø2B3 A6 13
                                         #%00010011 PC STREAM ON, VERIFY OFF,
                         Α
                                  LDA
00520
                                                 EPROM ON, DATA OFF
ØØ521A Ø2B5 B7 ØØ
                         Α
                                  STA
                                         PORTA
ØØ522A Ø2B7 CD Ø275
                         Α
                                  JSR
                                         WAIT
ØØ523A Ø2BA B6 1A
                         Α
                                         DATA1
                                  LDA
ØØ524A Ø2BC B1 Ø1
                         A
                                  CMPA
                                         PORTB
                                                   COMPARE VERIFY DATA WITH EPROM
00525
                                                  CONTENTS
ØØ526A Ø2BE 27 Ø3
                      Ø2C3
                                  BEQ
                                         HANDLX
                                                   IF THEY MATCH, CONTINUE THE ANALYSIS.
ØØ527A Ø2CØ CC Ø32A
                                                   OTHERWISE, GO TO THE VERIFY FAIL SUB-ROUTINE.
                        Α
                                  JMP
                                         VFAII.
ØØ528A Ø2C3 A6 2F
                        A HANDLX LDA
                                         #%@@1@1111
                                                   ENABLE SERIAL OUTPUT OF 704P2 EPROM CONTENTS
ØØ529A Ø2C5 B7 ØØ
                        Α
                                  STA
                                         PORTA
ØØ53ØA Ø2C7 CC Ø2ED
                                  JMP
                                         HANDL6
00531
ØØ532A Ø2CA B6 Ø1
                                         PORTB
                        A HANDL4 LDA
ØØ533A Ø2CC A1 ØØ
                        Α
                                  CMPA
                                         #$00
ØØ534A Ø2CE 26 4A
                     Ø31A
                                  BNE
                                         EFAIL
ØØ535A Ø2DØ CC Ø2ED
                                  JMP
                                         HANDL6
                        Α
00536
ØØ537A Ø2D3 CD Ø34A
                        A HANDL5 JSR
                                         BURNIT
ØØ538A Ø2D6 B6 1E
                                  LDA
                                         NOVERF
                         Α
ØØ539A Ø2D8 A1 FF
                        Α
                                  CMPA
                                         #$ØFF
                                                  SEE IF THE VERIFY AFTER
00540
                                                      BURN HAS BEEN ACTIVATED.
ØØ541A Ø2DA 27 11
                      Ø2ED
                                  BEO
                                         HANDL6
ØØ542A Ø2DC A6 27
                                         #%00100111 TURN OFF EPROM
                                  LDA
                        Α
00543A 02DE B7 00
                        Α
                                  STA
                                         PORTA
ØØ544A Ø2EØ A6 2F
                        Α
                                  LDA
                                         #%00101111 TURN ON DATA BUFFER
ØØ545A Ø2E2 B7 ØØ
                        Α
                                  STA
                                         PORTA
ØØ546A Ø2E4 CD Ø275
                                  JSR
                                         WAIT
ØØ547A Ø2E7 B6 Ø1
                        Α
                                  LDA
                                         PORTB
ØØ548A Ø2E9 B1 1A
                        Α
                                  CMPA
                                         DATAl
ØØ549A Ø2EB 26 4D
                     Ø33A
                                  BNE
                                         PFAIL
00550
ØØ551A Ø2ED B6 1B
                        A HANDL6 LDA
                                         PHIGH
ØØ552A Ø2EF B1 1D
                        Δ
                                  CMPA
                                         SHIGH
ØØ553A Ø2F1 25 Ø6
                     Ø2F9
                                  BLO
                                         HANDL7
00554A 02F3 B6 1C
                                  LDA
                                         PLOW
                        Α
ØØ555A Ø2F5 B1 1F
                                  CMPA
                                         SLOW
ØØ556A Ø2F7 27 14
                     Ø3ØD
                                  BEO
                                         HANDL9
```

```
ØØ557
00558A 02F9 CD 03A1 A HANDL7 JSR
                                      TOGGLE
ØØ559A Ø2FC 98
                                CLC.
ØØ56ØA Ø2FD B6 1C
                                LDA
                                      PLOW
ØØ561A Ø2FF AB Ø1
                                ADD
                                      #$01
ØØ562A Ø3Ø1 25 Ø4
                    Ø3Ø7
                                BCS
                                      HANDL8
ØØ563A Ø3Ø3 B7 1C
                                STA
                                      PLOW
ØØ564A Ø3Ø5 2Ø Ø7
                    Ø3ØE
                               BRA
                                      HNDL10
                    A HANDL8 INC
00565A 0307 3C 1B
                                      PHIGH
ØØ566A Ø3Ø9 3F 1C
                       Α
                               CLR
                                      PT.OW
00567A 030B 20 01
                    Ø3ØE
                               BRA
                                      HNDL10
ØØ568A Ø3ØD 81
                       HANDL9 RTS
00569
ØØ57ØA Ø3ØE B6 19
                     A HNDL10 LDA
                                      SELECT
ØØ571A Ø31Ø A1 Ø2
                               CMPA
                                      #$02
ØØ572A Ø312 27 82
                    Ø296
                                      HANDL1
                                              IF SELECT = $02
                               BEO
00573
                                           THEN GO BACK AND BURN
ANOTHER BYTE OF DATA
00574
                                      #$01
ØØ575A Ø314 A1 Ø1
                               CMPA
                       Α
ØØ576A Ø316 27 97
                    Ø2AF
                                      HANDL3
                                               IF SELECT = $03, THEN
                               BEO
                                          GO BACK AND VERIFY THE
00577
00578
                                           EPROM CONTENTS
ØØ579A Ø318 2Ø BØ
                    Ø2CA
                               BRA
                                      HANDL4 SELECT = $00, THEN GO
00580
                                           BACK AND CHECK ON ANOTHER
ØØ581
                                           ERASED BYTE
00582
00583
00584
00585
                         ***********
00586
00587
00588
                                EFAIL SUB-ROUTINE
00589
                         ************
00591
                                      #%00001010 BLINK THE ERASED LED
ØØ592A Ø31A A6 ØA
                       A EFAIL LDA
                                              TO INDICATE ERASE FAILURE
00593
ØØ594A Ø31C B7 Ø2
                       Α
                               STA
                                      PORTC
ØØ595A Ø31E CD Ø3AC
                               JSR
                                      XBLINK
ØØ596A Ø321 A6 Ø8
                               LDA
                                      #%00001000
                       Α
ØØ597A Ø323 B7 Ø2
                       Α
                               STA
                                      PORTC
ØØ598A Ø325 CD Ø3AC
                       Α
                               JSR
                                      XBLINK
ØØ599A Ø328 2Ø FØ
                    Ø31A
                               BRA
                                      EFAIL
00600
00601
00602
00603
                                VFAIL SUB-ROUTINE
                                THIS SUB-ROUTINE WILL BE ACTIVATED
00604
00605
                                TO INDICATE A VERIFY FAILURE. THE
00606
                                ADDRESS WILL BE AVAILABLE ON THE OUT- *
                                PUT PINS OF THE LS374'S
00607
00608
ØØ6Ø9
00610A 032A A6 09
                       A VFAIL LDA #%00001001 VERIFIED LED ON
ØØ611A Ø32C B7 Ø2
                       A
                               STA
                                      PORTC
00612A 032E CD 03AC
                       Α
                               JSR
                                      XBLINK
                                              SMALL DELAY LOOP
ØØ613A Ø331 A6 Ø8
                               LDA
                                      #%00001000 VERIFIED LED OFF
ØØ614A Ø333 B7 Ø2
                       Α
                               STA
                                      PORTC
ØØ615A Ø335 CD Ø3AC
                                      XBLINK
                       Α
                               JSR
                                               SMALL DELAY LOOP
ØØ616A Ø338 2Ø FØ
                    Ø32A
                               BRA
                                      VFAIL
00617
                         **********
00618
00619
00620
                                PFAIL SUB-ROUTINE
00621
                                THIS SUB-ROUTINE IS CALLED WHENEVER A *
ØØ622
                                PROBLEM OCCURS DURING THE PROGRAMMING *
00623
                                MODE.
00624
00625
ØØ626A Ø33A A6 ØC
                       A PFAIL LDA
                                      #%00001100 PROGRAMMED LED ON
ØØ627A Ø33C B7 Ø2
                               STA
                                      PORTC
                       Α
ØØ628A Ø33E CD Ø3AC
                                               SMALL DELAY LOOP
                       Α
                               JSR
                                      XBLINK
ØØ629A Ø341 A6 Ø8
                                      #%00001000 PROGRAMMED LED OFF
                       Α
                               LDA
ØØ63ØA Ø343 B7 Ø2
                       Α
                               STA
                                      PORTC
00631A 0345 CD 03AC
                       Α
                               JSR
                                      XBLINK SMALL DELAY LOOP
ØØ632A Ø348 2Ø FØ
                    Ø33A
                               BRA
                                      PFAIL
```

```
00633
00634
ØØ635
00636
ØØ637
                              BURNIT SUB-ROUTINE
                              THIS SUB-ROUTINE IS CALLED WHENEVER A BYTE * OF DATA IS TO BE PROGRAMMED INTO THE 704P2 *
00638
ØØ639
00640
ØØ641
                           **************
00642
                Ø34A
                         A BURNIT EQU
ØØ643A Ø34A A6 Ø8
                                         #08
                                  LDA
                         Α
                                                  NO MORE THAN A 50 MSEC. PULSE
                                  STA
                                          PULSES
00644A 034C B7 11
                         Α
                                         BURN, PORTA TURN ON "BURNER"
                         A BURN1 BCLR
ØØ645A Ø34E 13 ØØ
00646A 0350 CD 0393
                         Α
                                  JSR
                                         MSEC1
ØØ647A Ø353 CD Ø393
                         Α
                                  JSR
                                          MSEC1
ØØ648A Ø356 CD Ø393
                         Α
                                  JSR
                                          MSEC1
ØØ649A Ø359 CD Ø393
                         Α
                                  JSR
                                          MSEC1
ØØ65ØA Ø35C CD Ø393
                                  JSR
                                          BURN, PORTA TURN OFF "BURNER"
ØØ651A Ø35F 12 ØØ
                         Α
                                  BSET
ØØ652A Ø361 3A 11
                                  DEC
                                          PULSES
                         Α
ØØ653A Ø363 26 E9
                      Ø34E
                                  BNE
                                          BURN1
ØØ654A Ø365 81
                                  RTS
                                                   PROGRAMMING OF BYTE
                                                     IS COMPLETE
00655
00656
00657
00658
                Ø366
                         A WAIT1
                                  EQU
ØØ659A Ø366 A6 1E
                                          #3Ø
                         Α
                                  LDA
ØØ66ØA Ø368 B7 11
                         Α
                                  STA
                                          PULSES
ØØ661A Ø36A CD Ø393
                                         MSEC1
                         A WAIT2
                                  JSR
ØØ662A Ø36D 3A 11
ØØ663A Ø36F 26 F9
                                  DEC
                                          PULSES
                         Α
                      Ø36A
                                  BNE
                                          WAIT2
ØØ664A Ø371 81
                                  RTS
00665
00666
99667
99668
ØØ669
ØØ67ØA Ø372 B6 1B
                         A SKIP
                                  T.DA
                                          PHIGH
                                                 LOAD HIGH ORDER "SOFT" PC
00671
                                              VALUE & DETERMINE IF IT
                                              HAS REACHED SHIGH YET.
00672
ØØ673A Ø374 B1 1D
                         A
                                  CMPA
                                          SHIGH
                                              IF THEY AREN'T EQUAL,
THEN KEEP ON INCREMENTING
ØØ674A Ø376 25 Ø6
                      Ø37E
                                  BLO
                                          SKIPl
ØØ675
                                              THE "SOFT" PLOW. IF THEY ARE EQUAL, THEN CHECK ON
00676
99677
                                              THE LOW ORDER BYTES OF PC
00678
                                          SLOW
ØØ679A Ø378 B6 1F
                                  LDA
                         Α
ØØ68ØA Ø37A Bl 1C
                                  CMPA
                                         PLOW
ØØ681A Ø37C 27 14
                      Ø392
                                  BEQ
                                          SKIP3
                                                  PROPER # OF BYTES HAVE
00682
                                            BEEN SKIPPED.
ØØ683A Ø37E CD Ø3A1
                         A SKIP1
                                                 INCREMENT THE 704P2 P.C.
                                  JSR.
ØØ684A Ø381 98
                                  CLC
ØØ685A Ø382 B6 1C
                                  LDA
                                                   INCREMENT THE "SOFT" PC VALUE
ØØ686A Ø384 AB Ø1
                                  ADD
                         Α
                                          #$Ø1
                                                   IF PLOW OVER-FLOWED, THEN
ØØ687A Ø386 25 Ø4
                      Ø38C
                                  BCS
                                         SKIP2
00688
                                              INCREMENT PHIGH
ØØ689A Ø388 B7 1C
                                  STA
                                          PLOW
ØØ69ØA Ø38A 2Ø E6
                      0372
                                  BRA
                                         SKIP
ØØ691A Ø38C 3C 1B
                         A SKIP2 INC
                                         PHIGH
ØØ692A Ø38E 3F 1C
                                  CLR
                                         PLOW
                         Α
ØØ693A Ø39Ø 2Ø EØ
                      Ø372
                                  BRA
                                          SKIP
ØØ694A Ø392 81
                           SKIP3 RTS
00695
                           **********
00696
00697
ØØ698
                              MSEC1 SUB-ROUTINE
ØØ699
                              THIS SUB-ROUTINE IS CALLED WHENEVER AN
00700
                             APPROXIMATE 1 MSEC. DELAY IS REQUIRED.
00701
                           **************
00702
00703
                0393
                         A MSEC1 EQU
ØØ7Ø4A Ø393 A6 4A
                                  LDA
                                          #%@1@@1@1@ DIVIDE BY 4
                         Α
00705A 0395 B7 09
                                  STA
                         Α
                                          TSCR
ØØ7Ø6A Ø397 A6 B4
                         Α
                                  LDA
                                          #18Ø
ØØ7Ø7A Ø399 B7 Ø8
                         A
                                  STA
                                          TDATA
                                          TIR, TSCR, *
00708A 039B 0F 09 FD 039B
                                  BRCLR
ØØ7Ø9A Ø39E 1F Ø9
                        Α
                                  BCLR
                                          TIR, TSCR
ØØ71ØA Ø3AØ 81
                                  RTS
```

```
00711
                          **********
ØØ712
00713
00714
                             TOGGLE SUB-ROUTINE
00715
                             THIS SUB-ROUTINE IS USED TO INCREMENT THE
00716
                             704P2'S PROGRAM COUNTER.
00717
                          **********
00718
                        A TOGGLE EQU *
00719
              Ø3A1
ØØ72ØA Ø3A1 17 Ø2
                        A
                            BCLR
                                       HALT, PORTC
ØØ721A Ø3A3 16 Ø2
                        A
                                 BSET
                                        HALT, PORTC
00722A 03A5 9D
                                 NOP
00723A 03A6 9D
                                 NOP
ØØ724A Ø3A7 9D
                                 NOP
ØØ725A Ø3A8 9D
                                 NOP
ØØ726A Ø3A9 9D
                                 NOP
ØØ727A Ø3AA 9D
                                 NOP
ØØ728A Ø3AB 81
                                 RTS
00729
ØØ73Ø
00731
               Ø3AC
                       A XBLINK EOU
00732A 03AC A6 FF
00733A 03AE B7 17
                                        #$FF
                                 LDA
                        Α
                                        TEMP3
                        Α
                                 STA
                                        #$02
ØØ734A Ø3BØ A6 Ø2
                        Α
                                 LDA
ØØ735A Ø3B2 B7 L8
                        Α
                                 STA
                                        TEMP4
                        A LOOP2 JSR
ØØ736A Ø3B4 CD Ø393
                                        MSEC1
ØØ737A Ø3B7 B6 17
                        Α
                                 LDA
                                        TEMP3
ØØ738A Ø3B9 4A
                                 DECA
00739A 03BA B7 17
00740A 03BC 26 F6
                                 STA
                                        TEMP3
                        Α
                     Ø3B4
                                        LOOP2
                                 BNE
Ø0741A Ø3BE CD Ø393
                                        MSEC1
                        Α
                                 JSR
ØØ742A Ø3C1 B6 18
                        A
                                 LDA
                                        TEMP4
00743A 03C3 4A
                                 DECA
ØØ744A Ø3C4 B7 18
                                 STA
                                        TEMP4
ØØ745A Ø3C6 26 EC
                     Ø3B4
                                        LOOP2
                                 BNE
ØØ746A Ø3C8 81
                                 RTS
00747
               Ø3C9
                        A INIT
                                 EOU
ØØ748A Ø3C9 A6 3F
                                        #%00111111
                        Α
                                 LDA
ØØ749A Ø3CB B7 Ø4
                                 STA
                                        DDRA
                        Α
00750A 03CD A6 06
                                        #%00000110
                        Α
                                 LDA
ØØ751A Ø3CF B7 ØØ
                        Α
                                 STA
                                        PORTA
ØØ752A Ø3D1 81
                                 RTS
ØØ753
00754
ØØ755A Ø3D2 A6 ØF
                       A LED
                                 LDA
                                        #$ØF
                                                 SET LOW NIBBLE OF PORTC
                                                 TO OUTPUT MODE
00756
ØØ757A Ø3D4 B7 Ø6
                                 STA
                                        DDRC
                        Α
ØØ758A Ø3D6 A6 Ø8
                                        #$08
                                                 TURN LED'S OFF
                                 T.DA
                        Α
                                        PORTC
ØØ759A Ø3D8 B7 Ø2
                        Α
                                 STA
00760A 03DA 81
                                 RTS
00761
00762
                                 ORG
ØØ763A Ø784
                                        %00000011 DIV BY 8, XTAL MODE
ØØ764A Ø784
               ØЗ
                        A
                                 FCB
00765
ØØ766A Ø7F8
                                 ORG
                                        $7F8
00767A 07F8
               0100
                        Α
                                 FDB
                                        START
ØØ768A Ø7FA
                                 FDB
                                        START
               0100
                        Α
                                 FDB
                                        START
ØØ769A Ø7FC
               Ø100
                        Α
00770A 07FE
                                 FDB
                                        START
               0100
                        Α
                                 END
00771
TOTAL ERRORS 00000--00000
```

